|
Nugget
|
#include "raster-helpers.h"

Go to the source code of this file.
Macros | |
| #define | VR(r5) ((uint16_t)((r5) & 0x1fu)) |
| #define | ABR0_B00_F00 VR(0) /* (0+0)/2 = 0 -> R5=0 */ |
| #define | ABR0_B00_F16 VR(8) /* (0+128)/2 = 64 -> R5=8 */ |
| #define | ABR0_B00_F31 VR(15) /* (0+248)/2 = 124 -> R5=15 */ |
| #define | ABR0_B16_F00 VR(8) /* (128+0)/2 = 64 -> R5=8 */ |
| #define | ABR0_B16_F16 VR(16) /* (128+128)/2 = 128 -> R5=16 */ |
| #define | ABR0_B16_F31 VR(23) /* (128+248)/2 = 188 -> R5=23 */ |
| #define | ABR0_B31_F00 VR(15) /* (248+0)/2 = 124 -> R5=15 */ |
| #define | ABR0_B31_F16 VR(23) /* (248+128)/2 = 188 -> R5=23 */ |
| #define | ABR0_B31_F31 VR(31) /* (248+248)/2 = 248 -> R5=31 */ |
| #define | ABR1_B00_F00 VR(0) |
| #define | ABR1_B00_F16 VR(16) /* 0+128=128 -> R5=16 */ |
| #define | ABR1_B00_F31 VR(31) /* 0+248=248 -> R5=31 */ |
| #define | ABR1_B16_F00 VR(16) |
| #define | ABR1_B16_F16 VR(31) /* 128+128=256 -> clamp 255 -> R5=31 */ |
| #define | ABR1_B16_F31 VR(31) /* 128+248=376 -> clamp -> R5=31 */ |
| #define | ABR1_B31_F00 VR(31) |
| #define | ABR1_B31_F16 VR(31) |
| #define | ABR1_B31_F31 VR(31) /* sat */ |
| #define | ABR2_B00_F00 VR(0) |
| #define | ABR2_B00_F16 VR(0) /* 0-128=-128 -> clamp 0 */ |
| #define | ABR2_B00_F31 VR(0) |
| #define | ABR2_B16_F00 VR(16) /* 128-0=128 -> R5=16 */ |
| #define | ABR2_B16_F16 VR(0) /* 128-128=0 -> R5=0 */ |
| #define | ABR2_B16_F31 VR(0) /* 128-248=-120 -> 0 */ |
| #define | ABR2_B31_F00 VR(31) |
| #define | ABR2_B31_F16 VR(15) /* 248-128=120 -> R5=15 */ |
| #define | ABR2_B31_F31 VR(0) /* 248-248=0 */ |
| #define | ABR3_B00_F00 VR(0) |
| #define | ABR3_B00_F16 VR(4) /* 0 + 128/4 = 32 -> R5=4 */ |
| #define | ABR3_B00_F31 VR(7) /* 0 + 248/4 = 62 -> R5=7 */ |
| #define | ABR3_B16_F00 VR(16) |
| #define | ABR3_B16_F16 VR(20) /* 128 + 32 = 160 -> R5=20 */ |
| #define | ABR3_B16_F31 VR(23) /* 128 + 62 = 190 -> R5=23 */ |
| #define | ABR3_B31_F00 VR(31) |
| #define | ABR3_B31_F16 VR(31) /* 248 + 32 = 280 -> clamp 255 -> R5=31 */ |
| #define | ABR3_B31_F31 VR(31) /* sat */ |
| #define | ABR0_PRIM_QUAD ABR0_B16_F16 |
| #define | ABR1_PRIM_QUAD ABR1_B16_F16 |
| #define | ABR2_PRIM_QUAD ABR2_B16_F16 |
| #define | ABR3_PRIM_QUAD ABR3_B16_F16 |
| #define | ABR0_PRIM_RECT ABR0_B16_F16 |
| #define | ABR1_PRIM_RECT ABR1_B16_F16 |
| #define | ABR2_PRIM_RECT ABR2_B16_F16 |
| #define | ABR3_PRIM_RECT ABR3_B16_F16 |
| #define | ABR0_PRIM_LINE ABR0_B16_F16 |
| #define | ABR1_PRIM_LINE ABR1_B16_F16 |
| #define | ABR2_PRIM_LINE ABR2_B16_F16 |
| #define | ABR3_PRIM_LINE ABR3_B16_F16 |
| #define | ABR0_TEX_MASKED 0x81aau /* (R=10, G=13, B=0) | mask */ |
| #define | ABR1_TEX_MASKED 0x8374u /* (R=20, G=27, B=0) | mask */ |
| #define | ABR2_TEX_MASKED 0x800cu /* (R=12, G=0, B=0) | mask */ |
| #define | ABR3_TEX_MASKED 0x80d1u /* (R=17, G=6, B=0) | mask */ |
| #define | ABR0_SETMASK (VR(16) | 0x8000u) /* 0x10 | 0x8000 = 0x8010 */ |
| #define | ABR1_SETMASK (VR(31) | 0x8000u) /* sat */ |
| #define | ABR2_SETMASK (VR(0) | 0x8000u) |
| #define | ABR3_SETMASK (VR(20) | 0x8000u) |
| #define | ABR0_CHECKMASK (VR(16) | 0x8000u) |
| #define | ABR1_CHECKMASK (VR(16) | 0x8000u) |
| #define | ABR2_CHECKMASK (VR(16) | 0x8000u) |
| #define | ABR3_CHECKMASK (VR(16) | 0x8000u) |
| #define ABR0_B00_F00 VR(0) /* (0+0)/2 = 0 -> R5=0 */ |
| #define ABR0_B00_F16 VR(8) /* (0+128)/2 = 64 -> R5=8 */ |
| #define ABR0_B00_F31 VR(15) /* (0+248)/2 = 124 -> R5=15 */ |
| #define ABR0_B16_F00 VR(8) /* (128+0)/2 = 64 -> R5=8 */ |
| #define ABR0_B16_F16 VR(16) /* (128+128)/2 = 128 -> R5=16 */ |
| #define ABR0_B16_F31 VR(23) /* (128+248)/2 = 188 -> R5=23 */ |
| #define ABR0_B31_F00 VR(15) /* (248+0)/2 = 124 -> R5=15 */ |
| #define ABR0_B31_F16 VR(23) /* (248+128)/2 = 188 -> R5=23 */ |
| #define ABR0_B31_F31 VR(31) /* (248+248)/2 = 248 -> R5=31 */ |
| #define ABR0_CHECKMASK (VR(16) | 0x8000u) |
| #define ABR0_PRIM_LINE ABR0_B16_F16 |
| #define ABR0_PRIM_QUAD ABR0_B16_F16 |
| #define ABR0_PRIM_RECT ABR0_B16_F16 |
| #define ABR0_SETMASK (VR(16) | 0x8000u) /* 0x10 | 0x8000 = 0x8010 */ |
| #define ABR0_TEX_MASKED 0x81aau /* (R=10, G=13, B=0) | mask */ |
| #define ABR1_B00_F00 VR(0) |
| #define ABR1_B00_F16 VR(16) /* 0+128=128 -> R5=16 */ |
| #define ABR1_B00_F31 VR(31) /* 0+248=248 -> R5=31 */ |
| #define ABR1_B16_F00 VR(16) |
| #define ABR1_B16_F16 VR(31) /* 128+128=256 -> clamp 255 -> R5=31 */ |
| #define ABR1_B16_F31 VR(31) /* 128+248=376 -> clamp -> R5=31 */ |
| #define ABR1_B31_F00 VR(31) |
| #define ABR1_B31_F16 VR(31) |
| #define ABR1_B31_F31 VR(31) /* sat */ |
| #define ABR1_CHECKMASK (VR(16) | 0x8000u) |
| #define ABR1_PRIM_LINE ABR1_B16_F16 |
| #define ABR1_PRIM_QUAD ABR1_B16_F16 |
| #define ABR1_PRIM_RECT ABR1_B16_F16 |
| #define ABR1_SETMASK (VR(31) | 0x8000u) /* sat */ |
| #define ABR1_TEX_MASKED 0x8374u /* (R=20, G=27, B=0) | mask */ |
| #define ABR2_B00_F00 VR(0) |
| #define ABR2_B00_F16 VR(0) /* 0-128=-128 -> clamp 0 */ |
| #define ABR2_B00_F31 VR(0) |
| #define ABR2_B16_F00 VR(16) /* 128-0=128 -> R5=16 */ |
| #define ABR2_B16_F16 VR(0) /* 128-128=0 -> R5=0 */ |
| #define ABR2_B16_F31 VR(0) /* 128-248=-120 -> 0 */ |
| #define ABR2_B31_F00 VR(31) |
| #define ABR2_B31_F16 VR(15) /* 248-128=120 -> R5=15 */ |
| #define ABR2_B31_F31 VR(0) /* 248-248=0 */ |
| #define ABR2_CHECKMASK (VR(16) | 0x8000u) |
| #define ABR2_PRIM_LINE ABR2_B16_F16 |
| #define ABR2_PRIM_QUAD ABR2_B16_F16 |
| #define ABR2_PRIM_RECT ABR2_B16_F16 |
| #define ABR2_SETMASK (VR(0) | 0x8000u) |
| #define ABR2_TEX_MASKED 0x800cu /* (R=12, G=0, B=0) | mask */ |
| #define ABR3_B00_F00 VR(0) |
| #define ABR3_B00_F16 VR(4) /* 0 + 128/4 = 32 -> R5=4 */ |
| #define ABR3_B00_F31 VR(7) /* 0 + 248/4 = 62 -> R5=7 */ |
| #define ABR3_B16_F00 VR(16) |
| #define ABR3_B16_F16 VR(20) /* 128 + 32 = 160 -> R5=20 */ |
| #define ABR3_B16_F31 VR(23) /* 128 + 62 = 190 -> R5=23 */ |
| #define ABR3_B31_F00 VR(31) |
| #define ABR3_B31_F16 VR(31) /* 248 + 32 = 280 -> clamp 255 -> R5=31 */ |
| #define ABR3_B31_F31 VR(31) /* sat */ |
| #define ABR3_CHECKMASK (VR(16) | 0x8000u) |
| #define ABR3_PRIM_LINE ABR3_B16_F16 |
| #define ABR3_PRIM_QUAD ABR3_B16_F16 |
| #define ABR3_PRIM_RECT ABR3_B16_F16 |
| #define ABR3_SETMASK (VR(20) | 0x8000u) |
| #define ABR3_TEX_MASKED 0x80d1u /* (R=17, G=6, B=0) | mask */ |
| #define VR | ( | r5 | ) | ((uint16_t)((r5) & 0x1fu)) |