scene_setup(); \
PROBE_CTRL_BASELINE(op_imm, dst_reg, canary); \
read_full_state(&baseline); \
scene_setup(); \
PROBE_CTRL_SANITY_PRE(op_imm, dst_reg, canary); \
read_full_state(&sanity_pre); \
DO_SWEEP_CTRL(scene_setup, op_imm, dst_reg, canary, warmup); \
DO_SWEEP_CTRL(scene_setup, op_imm, dst_reg, canary, results); \
irq_restore(saved_sr); \
report_sweep(label, &baseline, &sanity_pre, results); \
cester_assert_true(!results_equal(&baseline, &sanity_pre)); \
)
CESTER_TEST(cpu_cop0_basic_write_bp, cpu_tests, uint32_t expectedEPC;uint32_t t;volatile uint32_t *ptr=(volatile uint32_t *) 0x58; *ptr=1;__asm__ volatile("" " lui %0, 0b1100101010000000\n" " mtc0 %0, $7\n" " li %0, 0x58\n" " mtc0 %0, $5\n" " li %0, 0xfffffff0\n" " mtc0 %0, $9\n" :"=r"(t));cester_assert_uint_eq(1, *ptr);__asm__ volatile("la %0, 1f\n1:\nsw $0, 0x58($0)" :"=r"(expectedEPC));__asm__ volatile("mtc0 $0, $7\n");cester_assert_uint_eq(0, *ptr);cester_assert_uint_eq(1, s_got40);cester_assert_uint_eq(0, s_got80);cester_assert_uint_eq(0x40, s_from);cester_assert_uint_eq(expectedEPC, s_epc);) CESTER_TEST(cpu_cop0_kseg_write_bp
#define MAX_N
Definition gte-latency-common.h:51
Definition gte-latency-common.h:60
void uint32_t(classId, spec)